Abstract -This paper presents a trial fabricated GaAs monolithic anti-series varactor pair. Its second-order and third-order harmonic distortions, which are generated from the nonlinearity of capacitance-voltage characteristics, are investigated experimentally and numerically. Compared to the case of a single varactor, the distortions of measurement and simulation are suppressed by about 25 dB and 45 dB for the second-order harmonic, and 3 dB and 10 dB for the third-order harmonic, respectively.
I. INTRODUCTION
A varactor diode is designed so that the reactance of the varactor can be varied in a controlled manner by an externally applied dc-bias voltage. Due to the tunable properties of the varactors, they have been used in extensive applications such as frequency converter, voltage-controlled oscillator and varactor-equipped adaptive antennas [1] [2] [3] . However, in the varactorequipped antennas such as Electronically Steerable Parasitic Array Radiator (ESPAR) which dealing with high-power levels, the harmonic distortions arising from RF nonlinearity of the varactors are problematic and must be suppressed. This is especially critical because transmitted signals generally pass through a power amplifier before reaching the varactors. An anti-series varactor pair (ASVP) that consists of two good-balanced single varactors (SV) connected in opposite polar directions had been found to have the ability to suppress the second-order harmonic distortion greatly [4] [5] . Particularly, we found that the third-order harmonic distortion can be also suppressed to some extent without dependence on dc-bias voltage if the varactors in the ASVP have an ideal abrupt p-n junction or a capacitance slope exponent (γ) equals 0.5 [5] [6] . However, it is difficult to choose the balance of the commercial varactors and obtain an ideal abrupt p-n junction, especially, it is impossible in the case of mass production of the varactor-equipped antennas. Additionally, it is difficult to have a large dc-bias range in which nonlinear distortions of the varactors are greatly suppressed by simply connecting two commercial varactors to form an ASVP. Therefore, a GaAs monolithic ASVP for voltagecontrolled capacitance with reduced RF nonlinearity is designed and trail fabricated to meet the requirements. The second-order and the third-order harmonic distortions of the fabricated ASVP are measured and simulated in the microwave band. Figure 1 shows photograph of a wafer (a), photograph of the structure of one of the ASVP chips (b), a crosssection view of a chip (c), and measured voltagecapacitance characteristics of an SV in an ASVP chip (d), respectively.
II. FABRICATED GAAS MONOLITHIC ASVP
As shown in the cross-section views ( Fig. 1 (c) ), a p-n junction is formed in the first p -layer and n + layer from the top. A p + layer is used for the ohmic contact with a metal electrode. Therefore, two anti-series p-n junctions are connected at the p + layer. A resistor for applying dcbias voltage is made by using the bottom p -layer. Figure 2 shows the experimental setup for measuring the harmonic distortions of both ASVP and SV. An RF signal from a signal generator (SG) is amplified by a high-power amplifier (HPA) and then passed through two isolators (ISO1, ISO2) as well as two band-pass filters (BPF1, BPF2). A 90 o hybrid is inserted to separate the excitation signal from the output signal of the measured device. The isolators are used to remove standing and other spurious waves from the circuit, and the two bandpass filters are used to suppress the harmonics generated by the amplifier's nonlinearity. The output from the 90 o hybrid is observed on a spectrum analyzer (SA). A bias T is used in the measurement of the SV to supply the bias voltage, while in the measurement of the ASVP it is used only to ground the upper varactor of the ASVP. The fundamental or excitation frequency (f 0 ) of the experiment is 2.484 GHz, so the second-order (2 f 0 ) and third-order (3 f 0 ) harmonic frequencies are 4.968 and 7.452 GHz, respectively.
Fig. 2 Experimental setup
Micro probes are used for measurement, and the equivalent circuits are shown in Fig. 3 . The photographs in Figs. 3 (a) and (b) show the same chip. That is, the harmonic distortions of the ASVP and SV can be measured with one chip. However, since the ASVP needs to apply dc-bias voltage to two varactors, the probe used in measuring ASVP is different from that for measuring SV, as shown in Fig. 3 . When distortion of the ASVP is measured (Fig. 3 (a) ), dc-bias voltage is applied by using a GSG (Ground-Signal-Ground) probe, and the RF signal is inputted by using an SG (Signal-Ground) probe via a Bias T. In SV (Fig. 3 (b) ), the RF-signal and dc-bias voltages were simultaneously given from the SG probe by using Bias T. One of examples of the fundamental and harmonic outputs observed on a spectrum analyzer are shown in Figs. 4 (a) and (b) . Fig. 4 Observation of spectrum analyzer. Figure 5 shows the measured output powers of the fundamental, second-order, and third-order harmonics when the input power varies from 4 to 23 dBm. As shown in the figure, the second-order and third-order harmonic outputs of the ASVP are smaller than those of the SV over the entire range of input power. The measurement results of the output power versus dc-bias voltage are shown in Fig. 6 . Output powers of both SV and ASVP are approximately stable to dc-bias voltages. Compared with the SV, the ASVP suppresses the second-order harmonic distortion by about 25 dB at each dc-bias voltage. The third-order harmonic distortion is suppressed by 3.2 dB at dc-bias voltage of 0V, while suppression is smaller as dc-bias voltage becomes larger.
IV. SIMULATION RESULTS
A software package of Advanced Design System (ADS) was used for simulation. Equivalent circuits used for the nonlinear distortion simulation of the SV and ASVP are shown in Fig. 7 . The current that flows through diodes was analyzed in this simulation. For simulation, parameters in characterizing the varactor, such as internal resistance of diode (R s ), zero bias capacitance (C j0 ), builtin potential (V bi ) and capacitance slope exponent (γ), need to be determined [7] . After measuring the trial chip, we obtained that R s =69.2 Ω, C j0 =4.85 pF, V bi =1.1 V and γ = 0.16223. Other parameters in simulation use the default values of the simulator. Simulated currents versus input powers and dc-bias voltages of the fundamental, second-order, and thirdorder harmonics of the SV and ASVP are shown in Fig. 8 and Fig. 9 , respectively. The figures show that about 45-dB and 10-dB suppression levels of the second-order and third-order harmonic distortions of the ASVP, respectively, are achieved in comparison with the SV.
V. CONCLUSION AND FUTURE WORK
A GaAs monolithic ASVP was trial fabricated, and its second-order and third-order harmonic distortions were measured and simulated. Compared with a SV, the second-order harmonic distortion proves that two SVs in the trial ASVP are fabricated in a good balance. On the other hand, inadequate suppression of the third-order harmonic distortion needs to be improved by fabricating the future ASVP with a closer value of capacitance slope exponent (γ) to 0.5.
